

**APPLICATION**  
**FOR**  
**UNITED STATES LETTERS PATENT**

**APPLICANT NAME: Mandelman et al.**

**TITLE: BACKSIDE BURIED STRAP FOR SOI DRAM TRENCH CAPACITOR**

**DOCKET NO.: FIS9-2002-0038**

**INTERNATIONAL BUSINESS MACHINES CORPORATION  
NEW ORCHARD ROAD, ARMONK, NY 10504**

---

CERTIFICATE OF MAILING UNDER 37 CFR 1.10  
I HEREBY CERTIFY THAT, ON THE DATE SHOWN BELOW  
THIS CORRESPONDENCE IS BEING DEPOSITED WITH  
THE UNITED STATES POSTAL SERVICE IN AN ENVELOPE  
ADDRESSED TO THE U.S. PATENT AND TRADEMARK  
OFFICE, ARLINGTON, VA 22202 AS "EXPRESS MAIL POST  
OFFICE ADDRESSEE"

MAILING LABEL # ET 926 7257830S

On 6/3/02

Karen Cing-Mars

Name of person mailing paper

Karen Cing-Mars  
Signature

6/3/02  
Date

1                                   **BACKSIDE BURIED STRAP FOR SOI**  
2                                   **DRAM TRENCH CAPACITOR**

3           **TECHNICAL FIELD**

4           The field of the invention is that of DRAM arrays on SOI wafers, in  
5           particular for ultra-thin insulating layers.

6           **BACKGROUND OF THE INVENTION**

7           In SOI circuits having trench capacitor DRAM arrays, the capacitor is  
8           connected to the pass transistor through a buried strap that makes electrical  
9           contact with the device layer at a vertical surface abutting the capacitor  
10          trench.

11          The conventional DRAM layout in which cells are staggered so that  
12          "passing wordlines" pass over trench capacitors in adjacent rows of the  
13          array works when the thickness of the insulator between the passing  
14          wordline and the capacitor is great enough to suppress coupling (including  
15          shorts), but the decreasing thickness of the device layer has caused the  
16          thickness of the trench top oxide (TTO) to decrease correspondingly, so that  
17          it is no longer possible to retain the passing wordline layout with  
18          conventional manufacturing tolerances.

1 Accordingly, in the prior art, the cell layout for SOI circuits with thin device  
2 layers must be changed, increasing the size of the DRAM cell.

3 The art would benefit from a DRAM cell structure that retains the  
4 advantages of a thin device layer while still permitting the passing  
5 wordlines to pass over the trenches in adjacent rows.

## 6 **SUMMARY OF THE INVENTION**

7 The invention relates to a DRAM cell structure for SOI technology in which  
8 the buried strap makes contact with the bottom of the device layer.

9 A feature of the invention is the recess of the trench center electrode to a  
10 depth within a manufacturing tolerance of the bottom of the device layer.

11 Another feature of the invention is an isotropic etch to expand the trench  
12 laterally to undercut the device layer with an expanded aperture.

13 Another feature of the invention is filling the expanded aperture with a  
14 conformal conductor.

15 Yet another feature of the invention is coating the surfaces of the expanded  
16 aperture with a conductive material before the filling step.

## 17 **BRIEF DESCRIPTION OF THE DRAWINGS**

1 Figure 1 shows in cross section a DRAM cell according to the invention.  
2  
3 Figures 2 through 6 show intermediate steps in the construction of the cell  
4 of Figure 1.  
5  
6 Figure 7 shows in cross section a prior art DRAM cell.  
7  
8 Figures 8 through 10 show corresponding steps in an alternative  
9 embodiment.  
10

## 11 **DETAILED DESCRIPTION**

12 Referring now to Fig. 7, there is shown in cross section a portion of a prior  
13 art DRAM SOI cell. Trench 100 has been etched into substrate 10 through  
14 silicon device layer 60 (~ 35nm thick) and buried oxide (BOX) 50 (100 -  
15 300nm thick) , illustratively to a depth of several microns. An insulator, e.g.  
16 oxide or oxide-nitride has been deposited conformally inside the trench and  
17 doped poly center electrode 105 has been deposited. At the top left of the  
18 trench, shallow trench isolation (STI) 70 separates the cell from other  
19 portions of the circuit. To the right of the trench, a portion of silicon device  
layer 60 has formed in it two FETs 210. The FET in the center of the Figure  
is connected to trench capacitor 100 through doped poly strap 211. Strap  
211 is one electrode of transistor 210, diffusion 220 being the other. Gate  
insulator 213 and gate 212 complete transistor 210.

1 Diffusion 220 is shared with both cells, being in common with both  
2 transistors 210. It will be the bitline contact, making electrical contact with  
3 bitline 225, shown extending left and right to contact other cells in the  
4 array.

5 Gates 212 are also wordlines, extending perpendicular to the plane of the  
6 paper to make contact with other cells. On the left of the Figure, poly 232,  
7 referred to as a "passing wordline" extends to make contact with cells before  
8 and behind the plane of the paper, in a conventional folded bitline array  
9 layout. This geometrical arrangement is used so that adjacent bitlines can  
10 go to opposite sides of the sense amplifiers and thus have improved  
11 common mode noise rejection.

12 The problem addressed by the present invention is that the insulation  
13 between the passing wordline 232 and the center electrode is only the thin  
14 gate oxide 213', the same thickness as the gate oxide 213 of transistors 210.  
15 In current technology, the thickness of the SOI layer is so small that  
16 manufacturing tolerances in recess control do not permit filling this area  
17 with insulator.

18 When the thickness of the device layer becomes less than about 100nm, the  
19 manufacturing tolerances (+/- 35nm for a 100nm device layer) can combine  
20 such that the thickness allowed to fill with TTO is too thin to reliably isolate  
21 the passing wordline from the trench electrode. In that case, it is necessary  
22 to change the layout from the compact version illustrated here to a larger  
23 one that displaces the passing wordline from the trench.

1 Referring now to Fig. 1, there is shown the result of the inventive process,  
2 in which center electrode 105 is recessed to about midway through BOX 50  
3 and an expanded trench aperture is formed by isotropic etching. This  
4 expanded aperture extends laterally nominally 25nm, to make contact with  
5 the bottom side (backside) of device layer 60. The trench top oxide can  
6 now be the full thickness of device layer 60, giving an ample safety margin  
7 for insulation. The following figures illustrate steps in the process.

8 Starting out with a standard SOI wafer having a preferred BOX thickness of  
9 about 200nm and a P-type device layer thickness of 35nm, standard pad  
10 layers are formed: e.g. thin thermal oxide, deposited nitride 80 (100 -  
11 300nm) and CVD oxide (500 - 1000nm). The BOX thickness will vary  
12 depending on the technology used to produce the wafer. For SIMOX  
13 wafers, the BOX ranges 100 - 500nm. For bonded wafers, the BOX ranges  
14 10 - 300nm. Deep storage trenches are etched through the SOI, BOX and  
15 into the substrate. In the course of the etching, most of the CVD oxide is  
16 consumed. Standard trench capacitor processing is performed, including a  
17 plate outdiffusion if desired, capacitor dielectric lining (e.g. oxy-nitride)  
18 deposition of (N<sup>+</sup>) doped poly. The plate and node dielectric are omitted  
19 from the drawings for simplicity. The center electrode material 105 is  
20 recessed to a depth nominally in the midpoint of BOX 50, leaving apertures  
21 110 to be filled with the strap and then with insulator. The result is shown  
22 in Fig. 2, in which the trench extends through pad nitride 80, SOI 60, BOX  
23 50 and into substrate 10.

24 Next, an isotropic etch attacking the BOX in preference to silicon expands  
25 aperture 110 laterally to form expanded aperture 115. An odd shaped plug

1 of oxide 52 remains after this etching step. A requirement for this etch is  
2 that it produce a clean surface on the bottom of layer 60, suitable for making  
3 electrical contact between the buried strap and the device layer. Suitable  
4 etches are a wet etch, such as HF and an isotropic dry etch, such as a  
5 fluorine containing gas such as  $\text{SF}_6$ ,  $\text{NF}_3$ ,  $\text{CF}_4/\text{O}_2$ ,  $\text{CF}_4$ . Standard works such  
6 as "Silicon VLSI Technology", Plummer, Deal, Griffin, pp 644 - 647,  
7 Prentice Hall, 2000 discuss the properties of various gases.

8 Illustratively, for a ground rule of 100nm, the expanded aperture 115  
9 extends laterally by 25nm under device layer 60 to give a sufficiently large  
10 bottom contact area, without risk of shorting through oxide plug 52 to the  
11 adjacent aperture on the left. As ground rules change, the tolerances  
12 required for a safety margin will change correspondingly. Note that the  
13 bottom corners of aperture 115 extend down toward substrate 10. It is a  
14 requirement on the depth of the recess and the etch process that the buried  
15 strap not be allowed to short to the substrate. The result is shown in Figure  
16 3.

17 Next, strap 120 is formed by deposition of conductive poly ( $\text{N}^+$ ) in aperture  
18 115. The poly is recessed by a directional etch that does not affect the  
19 contact at the bottom surface of layer 60, leaving aperture 117 that extends  
20 slightly down below SOI layer 60. This recess serves to keep the strap  
21 diffusion away from the top surface. In addition, if the strap material is in  
22 contact with the vertical surface of the device layer, there may be diffusion  
23 from the strap that would adversely affect the transistor characteristics (i.e.  
24 short channel effects, junction leakage, etc.).

1 It is an advantageous feature of the invention that the depth of this recess is  
2 non-critical because the thickness of the remaining poly strap in the center  
3 does not have a significant effect on the current flow in and out of the  
4 capacitor. The result of this step is shown in Figure 4.

5 Next, as shown in Figure 5, a convenient material, such as CVD or HDP  
6 oxide 140, is deposited and planarized to the same level as pad nitride 80.

7 Photoresist 180, having aperture 182, is patterned and an etch that attacks  
8 pad nitride 80 and SOI 60 in preference to BOX 50 and oxide fill 140 cleans  
9 the poly material of the buried strap out of the area between the trenches.  
10 this step forms the isolating trenches of shallow trench isolation (STI)  
11 extending through the device layer. The expanded aperture extends before  
12 and behind the plane of the paper as well as left and right. The isolating  
13 trenches remove all of the device layer except for the active area, so that the  
14 portion of the buried straps outside the active area and the trench are  
15 trimmed. The dimensions of aperture 182 are chosen such that the strap  
16 remains only in overlap between the active area extending to the right in the  
17 Figure and the trench; i.e. all of the strap outside the trench is removed. The  
18 result is shown in Figure 6. The purpose of this step is to prevent leakage  
19 between adjacent cells through the SOI.

20 The area removed in the previous step is filled with oxide and planarized to  
21 form the STI between cells. Transistors are formed in the device layer to  
22 complete the cells, as shown in Figure 1. The passing wordlines 214 in  
23 Figure 1 have been shown as displaced in order to illustrate a benefit of the



1 invention - that the wide and thick insulator provided by this invention is  
2 very tolerant to the alignment between the trench capacitors and the passing  
3 wordlines.

4 Referring now to Figure 8, there is shown the result of steps in an  
5 alternative embodiment in which, before deposition of poly for the buried  
6 strap, a conductive liner 322 of metallic nitride (e.g. WN, TiN) or other low  
7 resistance material has been deposited conformally by CVD. This version  
8 has the advantage that a material can be selected that deposits more  
9 conformally and/or bonds to the SOI layer 60 better than the doped poly  
10 material of the first embodiment - i.e. that the improvement in adhesion and  
11 conductivity is worth the extra cost of this step. The thickness of layer 322  
12 is a nominal 5nm. After this step, amorphous or poly silicon 320 is  
13 deposited as in the first embodiment.

14 As in Figure 5 of the first embodiment, liner 322 and poly 320 are recessed  
15 and the aperture is filled with oxide 140 and planarized. Figure 9 shows the  
16 result of the planarization step, plus the deposition and patterning of  
17 photoresist 180 with the same aperture 182 as in the first embodiment. Note  
18 in Fig. 9 that, since the liner makes contact with the bottom of SOI layer 60,  
19 an etch chemistry that attacks poly 320 in preference to liner 322 reduces  
20 the chance that the etchant will extend its attack laterally. An anisotropic  
21 etch is preferred so that the liner remains intact. Preferred etches are HBr,  
22  $\text{Cl}_2$ ,  $\text{Cl}_2/\text{HBr}/\text{O}_2$ . Other dry etches such as  $\text{SF}_6$  or  $\text{CF}_4$  or wet etches such as  
23  $\text{HNO}_3:\text{H}_2\text{O}:\text{HF}(+\text{CH}_3\text{COOH})$  may be used.

1 Figure 10 shows the result of cleaning out the exposed nitride pad, 80, SOI  
2 and liner and strap outside the area of the trench, then filling with oxide 170  
3 and leaving a solid plug of dielectric 140 surrounded by the oxide 170 of the  
4 STI. Pad nitride 80 will be stripped, transistors will be formed in SOI layer  
5 60 and interconnections will be formed to complete the circuit, as in the first  
6 embodiment.

7 While the invention has been described in terms of two preferred  
8 embodiments, those skilled in the art will recognize that the invention can  
9 be practiced in various versions within the spirit and scope of the following  
10 claims.